

V-U

## CS501-Advance Computer Architecture

## **Solved MCQ(S)**

## From FinalTerm Papers

**BY** Arslan

For Updated Files Visit Our Site: Www.VirtualUstaad.blogspot.com

14, 2018 Updated.

Jan



## **Final-Term Papers Solved MCQs** with Reference

- 1. What is the instruction length of the FALCON-A processor?
  - > 8 bits

> 16 bits

PG # 91

- > 32 bits
- > 64 bits
- 2. What is the working of **Processor Status Word** (PSW)?
  - To hold the current status of the processor.

**PG # 25** 

- To hold the address of the current process
- > To hold the instruction that the computer is currently processing
- > To hold the address of the next instruction in memory that is to be executed
- 3. What functionality is performed by the instruction "str R8, 34" of SRC?
  - it will load the register R8 with the contents of the memory location M [PC+34]
  - ➤ It will load the register R8 with the relative address itself (PC+34).
  - > It will store the register R8 contents to the memory location M [PC+34] PG # 48
  - No operation

4.FALCON-A processor bus has 16 lines or is 16	i-bits wide while that of SRC is wide.
> 8-bits	
> 24-bits	
> 32-bits	PG # 157
► 64-bits	
5.op<40>:= IR<1511>:  The above RTL instruction presents the	of the FALCON-A Instructions.
> operation code field	PG # 105
> target register field	
operand or address index	
> second operand	
6. Which one of the following register holds the accumulator	ddress of the next instruction to be executed?
> Address Mask	
➤ Instruction Register	
> Program Counter	PG # 151
, rogram counter	10 :: 101
7. Which one of the following register holds the ir	nstruction that is being executed?
> Accumulator	
Address Mask	
> Instruction Register	PG # 152
Program Counter	
8 operation is required to change the pr	rocessor's state to a known, defined value.
➤ Change	
Reset	PG # 194
Update	
> Halt	

9.Type B for	rmat of SRC usesinstructions
> Tv	vo
> Ti	nree PG # 47
> Fo	our control of the co
> Fi	ve
10	control signal enable the CON circuitry to operate, and instruct it to check for the appropriate (whether it is branch if zero, or branch if not equal to zero, etc.)
> E0	CON
> BC	CON
> Lo	CON PG # 184
> V(	CON
	one of the following addressing modes, data is the part of the instruction itself, and so there is no need as calculation?
> Di	rect Addressing Mode
> In	nmediate addressing mode PG # 40
> Inc	direct Addressing Mode
➤ Re	egister (Direct) Addressing Mode
12are ignor	is a technique in which some of the CPU's address lines forming an input to the address decoder red.
> Pa	rtial decoding PG # 255
> Fu	all encoding
> Pa	artial multiplexing
> Ha	alf encoding

13.	.Every time you press a key, an interrupt is generated; this is an example of
>	Hardware interrupt
>	Compile time error
>	Run time error
>	Internal interrupt
14.	refers to the situation in which all I/O operations are performed under the direct control of a program running on the CPU.
>	Direct memory access
>	Virtual memory
>	Partial decoding
>	Programmed I/O PG # 268
15.	.CPU can exchange data with a peripheral device using technique.
>	Memory Contention
>	Direct Memory Access PG # 269
>	Pre-fetching Pre-fetching
>	Pipelining
Progr	are three main techniques using which a CPU can exchange data with a peripheral device, namely rammed I/O rupt driven I/O ct Memory Access (DMA).
16.	is the time needed by the CPU to recognize (not service) an interrupt request
>	Interrupt Latency PG # 279
>	Response Deadline
>	Timer delay
>	Throughput

	which one of the following terrupt service routine on o	g methods, does the CPU poll to identify the interrupting module and branch to an detecting an interrupt?
	Multiple interrupt lines	S
	Software Poll	PG # 283
	Daisy Chain	
	Parallel Priority	
18.Wl	nich one of the following i	s a fixed size structure that stores the address of the first instruction of ISR?
>	Interrupt vector	PG # 277
>	Interrupt request	
>	Interrupt handler	
>	Boot Sector	
19.In		pproach, a number of interrupt lines are provided between the odules.
>	External and Internal	
>	CPU and I/O	PG # 283
>	CPU and Memory	
>	Memory and I/O	
20.In	FALCON-A assembler an	d simulator (FALSIM), variables are defined by using the directive.
>	.bin	
>	<mark>.equ</mark>	PG # 5 & 6
>	.iret	
>	.end	

		rom and/or write to memory without intervention by the
CPU.		
>	Programmed I/O	
>		
>	The second secon	PG # 316
>		
	1 08	
22.Taking	g control of the system bus for a few bus cycle	es is known as
>	Bus Scheduling	
>	The second secon	PG # 317
>		
>		
	N 200 P 200 P 3 C	
23.A Hard	d Disk sector has the parts	
>	Header only	
>	Data section and a trailer	
>	Data section only	
>	Header, data section and a trailer	PG # 323
24 D : 14	1 CAL DATE	C 11
24.Raid L	Level is not a true member of the RAID	family.
>	O PG # 330	
>	2	
>	3	
>	4	
25 The co	onversion of numbers from a representation in	one base to another is known as
23.111e CC		
>		PG # 333
>	1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1	
>	1	
>	Hexadecimal Representation	

26.Asignal decides w	hether the input word should be shifted or bypassed.
Control Read	
> Shift/bypass	PG # 346
Control Write	
Control Transfer	
27.In Single-Precision Binary I	Floating Point Representation the size of exponent is
> 8-bits	PG # 348
> 11-bits	
> 1-bits	
➤ 23-bits	
28.In Double-Precision Binary	Floating Point Representation the size of fraction is
> 23-bits	
> 52-bits	PG # 348
> 11-bits	
> 1-bits	
29.For a request of data if the r	requested data is not present in the cache, it is called a
<b>Cache Miss</b>	PG # 358
Spatial Locality	
> Temporal Locality	
Cache Hit	
30. For a request for data, if the	data is available in the cache it results in a
> Cache Miss	
> Spatial Locality	
> Temporal Locality	
<b>Cache Hit</b>	PG # 358

31. For write to complete in Write through, the CPU has to wait. This wait state is called		
> Write	Through	
> Write	Back	
> Write	Allocate	
> Write	e Stall	PG # 363
32 contain	ns permanent pattern of data that	cannot be changed.
> RAM		
> Hard	Disk	
> Cache	Э	
> ROM	]	PG # 356
33.In Control Fie	eld of page table, indica	ate the availability of page in main memory.
> Acces	ss Control Bits	
➤ Used	Bits	
> Prese	<mark>ence Bits</mark> F	PG # 367
> Redu	ndant Bits	
34 are fo	ormed by concatenating the page	number with the word number.
> Memo	ory chips	
> Proto	cols	
> Hazar	rds	
> Virtu	al addresses	PG # 366

35.In	technique memory is divided into segments of variable sizes depending upon the requirement		ng upon the requirements.
>	➤ Multiplexing		
>	<b>Segmentation</b>	PG # 365	
>	Hamming code		
>	Partial decoding		
		of calls and the service time taken by a p	particular server.
>		PG # 380	
>	•		
>	Poisson Distribution		
>	Response Time		
37	is the maximum rate at which dat	a can be transmitted through networks.	
>	Transmission Time		
>	Latency		
>	Transport Latency		
>	<b>Bandwidth</b>	PG # 388	
38.The tir	me for the message to pass through th	e network, except the time of flight is cal	lled
>	<b>Transmission Time</b>	PG # 388	
>	Latency		
>	Transport Latency		
>	Bandwidth		
39.In phy glass.	sical media of networks, for increased	l and better performance we use w	which are usually made of
>	Coaxial Cables		
>	Twisted Pair Cables		
>	Fiber Optic Cable	PG # 390	
>	Shielded Twisted Pair Cables		

40.What does the instruction "ldr R3, 58" of SRC do?	
it will load the register R3 with the contents of the memory location M [PC+58]	
➤ It will load the register R3 with the relative address itself (PC+58).	
➤ It will store the register R3 contents to the memory location M [PC+58]	
➢ No operation	
41. What functionality is performed by the instruction "lar R3, 36" of SRC?	
➤ It will load the register R3 with the contents of the memory location M [PC+36]	
> It will load the register R3 with the relative address itself (PC+36). PG # 48	
➤ It will store the register R3 contents to the memory location M [PC+36]	
No operation	
42.What is the instruction length of the FALCON-E processor?	
42. What is the instruction length of the FALCON-E processor?	
> 8 bits	
> 16 bits	
> <mark>32 bits</mark> PG # 124	
► 64 bits	
43. Type A format of SRC usesinstructions	
> two PG # 47	
▶ three	
▶ four	
> five	
44. Which instruction is used to store register to memory using relative address?	
➢ Id instruction	
➤ Idr instruction	
> lar instruction	
> str instruction PG # 48	

45.There ar	etypes of reset operations in SRC
>	Two PG # 195
>	Three
>	Four
>	Five
46.Which o	one of the following is a bi-stable device, capable of storing one bit of Information?
>	Decoder
>	Flip-flop PG # 76
>	Multiplexer
>	Diplexer
47.Execution	en time of a program with respect to the processor is calculated as:  Execution Time = IC x CPI x MIPS  Execution Time = IC x CPI x T  PG # 44  Execution Time = CPI x T x MFLOPS
48.Which o memory	Execution Time = IC x T  one of the following register stores a previously calculated value or a value loaded from the main  or?
<b>≻</b> A	.ccumulator
> A	.ddress Mask
➤ In	nstruction Register
> P	rogram Counter
memory. Without read them back.	located in CPU. Accumulator stores a previously calculated value or a value loaded from the main out an accumulator it would be necessary to write the result of each calculation to main memory and Access to main memory is slower than access to the accumulator which usually has direct paths to and
Accumulator is memory. Witho	out an accumulator it would be necessary to write the result of each calculation to main memory and

49. Which one of the following is called 0-address machine?		
	General purpose register machines	
	➤ RISC machines	
	Accumulator based machines	
	> Stack based machines	PG # 31
	ich one of the following type of error occurs wherval?	en a character is not available at the beginning of an
	Framing error	
	Parity error	
	Over-run error	
	<b>Vnder-run error</b>	PG # 240
51.Whi	ch one of the following type of error occurs whe	n a 0 is received instead of a stop bit (which is always a 1)?
	Framing error	PG # 240
	Parity error	
	Over-run error	
	➤ Under-run error	
52.An	interface that is used to connect the computer by	as with I/O devices is called
> Bu	ffer	
> <mark>I/C</mark>	port PG # 245	
> Me	emory mapping	
> Pro	ocessor	

53	.Consider Falco	on A, with 16 address lines, the total address space is Kbytes.
>	2 ^ 16	PG # 256
	2 ^ 10	
	2 ^ 6	
	2 ^ 8	
		64 Kbytes.
	<u> </u>	<del>of Royles.</del>
54	operation.	is the process of periodically checking the status of a device to see if it is ready for the next I/O
>	Polling	PG # 270
>	Snooping	
>	Data Bus Multi	iplexing
>	Pipelining	
55.	Which one of the device?	he following is <b>NOT</b> a technique used when the CPU wants to exchange data with peripheral
>	Direct Memory	y Access
>	Interrupt driver	n I/O
>	Programmed I/	O .
>	Virtual Memo	PG # 268
evice Prog Inter	are three maire, namely l/O rupt driven I/O ct Memory Acc	
56	.Which one is th	he last instruction of the ISR that is to be executed when the ISR terminates?
	> IRET	PG # 278
	> IRQ	
	> INT	
	> NMI	

57. Which one of the following is a fixed	size structure that stores the address of the first instruction of ISR?
➤ Interrupt request	
> Interrupt handler	
➤ Boot Sector	
> Interrupt vector	PG #277
58.Falcon-A Simulator loads a FALCON different areas of the simulator.	N-A binary file with a extension and presents its contents into
➤ .bin	
≻ . <mark>binfa</mark>	PG # 2
➤ .fa	
> .asmfa	
59.In Direct memory access (DMA), a _ transfer of data.	is needed to control the total activity and to synchronize the
DMA memory unit	
> DMA controller	PG 313
Control software	
Programmed I/O	
60 allows a peripheral of CPU.	device to read from and/or write to memory without intervention by the
> Direct memory access	PG # 316
Polling	
Programmed I/O	
➤ Interrupt driven I/O	

61.A component connected to the system bus and having control of it during a particular bus cycle is called		
7	Address decoder	
7	> BIOS	
7	Master component	PG # 317
7	Slave component	
	n it is required to read data from a particular lathis process is called	ocation of the disk, the head moves towards the selected track
>	> <mark>Seek</mark>	PG # 322
>	Encoding	
>	> Fragmentation	
7	> Defragmentation	
63.CRC	hasoverhead as compared to Ha	mming code.
>	> Equal	
>	Series Greater	
7	<b>Lesser</b>	PG # 329
7	> Absolutely no	
64	is the simplest form for representing a sign	ned number.
7	Sign Magnitude Form	PG # 330
7	Radix Complement Form	
>	Biased Representation	
>	Diminished Radix Compliment Form	
65.In	adder circuit we feed carry out from the	e previous stage to the next stage and so on.
>	Ripple Carry Adder	PG # 335
>	Carry Look Ahead Adder	
7	Complement Adder	
>	2's Complement Adder	

66	are computed by the ALU and stored in pro-	cessor status register.
>	Condition Codes	PG # 344
>	Control Signals	
>	Flip Flops	
>	Multiplexers	
67.In cor word		to encode significant, exponent and their sign in a single
>	Decimal Numbers	
>	Binary Numbers	PG # 341
>	Octal Numbers	
>	Hexadecimal Numbers	
68.In flo	~.8	l mantissa.
	Base	PG # 341
		FG # 341
	Laponent	
69.A	signal decides whether the input word sho	uld be shifted or bypassed.
>	Control Read	
>	Shift/bypass	PG # 340
>	Control Write	
>	Control Transfer	
<b>70</b> .For a	request of data if the requested data is not prese	nt in the cache, it is called a
>	Cache Miss	PG # 349
>	Spatial Locality	
>	Temporal Locality	
>	Cache Hit	

71.Randomly replacing any older page to bring in the desired page is known as		
Always Replacement		
> LFU (Least Frequently Used)		
Random Replacement	PG # 356	
> Fragmentation		
72.In Control Field of page table,	_ indicate the availability of page in main memory.	
Access Control Bits		
Used Bits		
Presence Bits	PG # 356	
Redundant Bits		
73.A set of rules followed by different co	omponents in a network is called	
➤ Host		
Connectivity		
➤ Resource Sharing		
> Protocol	PG # 373	
74.In topology, all the compute	ers are connected in the form of a circle.	
> Bus		
<b>≻</b> Ring	PG # 381	
> Mesh		
> Star		
75.SPARC (Scalable Processor Architect	rure) is an example ofarchitecture.	
> CISC		
> RISC	PG # 148	
> SRC		
> FALCON		

76. Which one of the following is the memory organization of EAGLE processor?

- > 2^8 \* 8 bits
- > 2^16 \* 8 bits

PG # 120

- > 2^32 \* 8 bits
- > 2^64 \* 8 bits

Memory organization is  $2^16 \times 8$  bits. This means that there are 216 memory cells, each one byte long

77. Which one of the following is the memory organization of **SRC processor**?

- > 2^8 \* 8 bits
- > 2^16 \* 8 bits
- > 2^32 \* 8 bits

**PG # 46** 

> 2^64 \* 8 bits

78.\_\_\_\_\_\_ is a collection of binary digits or bits that the computer reads and interprets.

- > Assembly language
- ➤ Higher level language
- > English language
- Machine language

**Click Here For Reference Detail** 

79.In which one of the following addressing modes, the value to be stored in memory is obtained by directly retrieving it from another memory location?

Direct Addressing Mode

**Click Here For Reference Detail** 

- ➤ Immediate addressing mode
- ➤ Indirect Addressing Mode
- Register (Direct) Addressing Mode

80. The external interface of FA	LCON-A consists of aaddress bus anda data bus.
> 8-bit, 8-bit	
> 16-bit, 16-bit	Click Here For Reference Detail
> 16-bit, 24-bit	
➤ 16-bit, 32-bit	
81. In which of the following inst	ructions the data move between a register in the processor and a memory location
(or another register) and are a	Iso called data movement?
> Arithmetic/logic	
<b>≻</b> Load/store	PG # 141
> Test/branch	
➤ None of the given	
82. The instruction	is completed once memory access has been made and the memory location has
been written to.	
<b>.</b>	
> Store	PG # 208
<ul><li>Branch</li><li>Load</li></ul>	
> Control	
Control	
83. Which type of instructions er	nables mathematical computations?
V1	
> Arithmetic	PG # 92
> Control	
> Data transfer	
> Miscellaneous	

84.	Control signal	l allows the bus to read from the selected register.
	➤ RBE	
	> RCE	
	> LCON	
	> R2BUS	PG # 182
85.	The state of the s	t are a part of the instruction set of the SRC, there are certain to select the appropriate function for the ALU to be performed, to select the appropriate memory location.
	> Registers	
	<b>≻</b> Control signals	Page # 171
	> Memory	
	DMA controllers	
86.	Every I/O port has a unique id	dentifier associated with it, which is called its
		DC // 044
	Access point	PG # 244
	<ul><li>Access point</li><li>Interval Identifier</li></ul>	
	<ul><li>Device Driver</li></ul>	
	, Believer	
87.	Partial decoding is an attractive	ve choice in
	> Small system	PG # 255
	➤ Large system	
	➤ Medium system	
	➤ All of the above	

88. Maskable Interrupts are applied to the	pin of the processor.
> INTR	PG # 275
> NMI	
> IRET	
> INT	
89. Non-maskable Interrupts are detected using the _	pin of the processor.
> INTR	
> NMI	PG # 275
> IRET	
> INT	
90. In Multiple Interrupt Line, a number of interrupt	lines are provided between the modules.
External and Internal	
> CPU and the I/O Pag	e # 283
➤ CPU and Memory	
➤ Memory and I/O	
91. In recording, bits are encoded in pairs so th	ere are only ' n/2' additions instead of 'n'.
➤ Booth Recording	
> Bit-Pair Recording P	age # 343
<ul><li>Fraction Division</li></ul>	
➤ Integer Division	

92	is nonvolatile i.e. it retains the in	nformation in it when power is removed from it.
	> RAM	
	> DRAM	
	> ROM	PG # 356
	> SRAM	
		which has been least used in the recent past, is replaced with a new
blo	ock. This technique is called	
>	Always Replacement	
>	Random Replacement	
>	LFU (Least Frequently Used)	Page # 362
>		
94	acts as a cache between main	memory and secondary memory.
	Read Only Memory	
	Flash Memory	
>	Virtual Memory	PG # 364
>	Magnetic Tape	
		ity and its value must be between 0 and 1.
		ity and its value mast se settlesh s and it
>		PG // 404
	Server Utilization	PG # 381
>	SPEC	

96. What is the instruction length of SRC processor?

- > 8 bits
- > 16 bits

> 32 bits

PG # 134

> 64 bits

EAGLE	FALCON-A	FALCON-E	SRC
Variable		Fixed	Fixed
8 bits or 16 bits		32 bits	32 bits

97. What does the word 'D' in the 'D-flip-Flop' stands for?

> Data

PG # 76

- Digital
- > Dynamic
- > Double

98. Almost every commercial computer has its own particular ----- language

assembly language

**PG#25** 

- ➤ English language
- ➤ Higher level language
- > 3GL

99. Which field of the machine language instruction is the "type of operation" that is to be performed?		
>	Op-code (or the operation code) PG # 33	
>	CPU registers	
>	Memory cells	
>	I/O locations	
100	is/are defined as the time required to process a single instruction.	
>	Latency & throughput	
>	Latency PG # 203	
>	Throughput	
>	Hazards	
101. In p	ipelining is increased by overlapping the instruction execution	
>	Latency	
>	Throughput PG # 220	
>	Execution time	
>	Clock speed	
102.Whic	ch of the following register(s) takes input from the ALSU as the address of the memory location to be	
access	sed and transfers the memory contents on that location onto memory sub-system?	
>	Instruction Register	
>	Memory address register PG # 151	
>	Memory Buffer register	
>	Registers A and C	

103	occurs when the exponent is too large and can not be represented in the exponent field.
> Uno	derflow
> Ove	erflow PG # 348
> Rou	anding off
> Nor	rmalize
104.The	is w-bit wide and contains a data word, directly connected to the data bus which is b-bit wide
memory a	ddress register (MAR).
> Ins	struction Register(IR)
> me	emory address register (MAR)
> me	emory Buffer Register(MBR) PG # 350
> Pro	ogram counter (PC)
105.The	is m-bits wide and contains memory address generated by the CPU directly connected to the m-bit
wide addre	ess bus.
> me	mory address register (MAR) PG # 350
> Acc	cumulator register
> Pro	gram counter register
> Inst	ruction register
106	is a place for safe storage and provides the fastest possible storage after the registers.
> Ha	ard Disk
> Ca	PG # 356
> Co	ompact Disk
> Flo	oppy Disk

107 refers to the interes	opposition of machines in a building or a compus
> SAN	onnection of machines in a building or a campus.
> LAN	PG # 387
> WAN	1 α π 307
> MAN	
	space that is available to <b>SRC processor</b> ?
> 2^8 bytes	space that is a valuable to Site processor.
> 2^16 bytes	
> 2^32 bytes	PG # 46
> 2^64 bytes	
	e registers, or part of registers, in the Register Transfer Language?
<b>≻ <u>:=</u></b>	PG # 66
> &	
> %	
> ©	
110. Which one of the following is t	he highest level of abstraction in digital design in which the computer architect
views the system for the descrip	tion of system components and their interconnections?
> Processor-Memory-Sw	itch level (PMS level) PG # 22
➤ Instruction Set Level	
<ul><li>Register Transfer Level</li></ul>	
<ul><li>None of the given</li></ul>	
2.000 02.000 g., 011	
7 1 ~	
بیدت حاصل ہو	بہترین تجربہ وہ ہے جس سے نص

111. Which one of the following design levels is called the gate level?		
>	Logic Design Level	PG # 22
>	Circuit Level	
>	Mask Level	
>	None of the given	
112	Instructions usually involve calculating the target ac	ddress and evaluating a condition.
	Add	
>	Branch	PG # 209
>	Load	
>	Store	
113. Which of the instruction is used to load register from memory using a relative address?		
>	la	
>	nop	
>	<mark>ldr</mark>	PG # 47
>	str	
114.We represent e^ instead of e to show		
>	Sign Magnitude Form	
>	Radix Complement Form	
>	Diminished Radix Complement Form	
>	Biased Representation	PG # 347

115 is a combination of arithmetic, logic and shifter unit along with some multiplexers and control unit.		
Computer Bus		
> CPU Register		
➤ Flip Flop		
> ALU PG # 347		
116.Connection Oriented Communication reserves theuntil the transfer is complete.		
> Bandwidth PG # 394		
> Error		
> Checksum		
> Protocol		
117.In Connection-less Communication message is divided into		
> Tracks		
> Sectors		
> Platters		
Packets PG # 394		
ote: Give me a feedback and your Suggestion also If you find any mistake in mcqz plz		

For More Solved Papers By Arslan Visit Our Website:

<u>Www.VirtualUstaad.blogspot.com</u>



Winning is not everything, but wanting to win is everything.....
Go Ahead..... Best Of Luck!