

CS501 - Advance Computer Architecture Solved MCQ(S)

From Midterm Papers (1 TO 22 Lectures)

BY Arslan

For Updated Files Visit Our Site:

Www.pakeducation4u.com

Updated.

April

18,2017



In the Name of Allāh, the Most Gracious, the Most Merciful

MidTerm Papers Solved MCQS with Reference (1 to 22 lectures)

- 1. What is the instruction length of the FALCON-A processor?
 - 8 bits 0
 - 16 bits 0

PG #91

- 32 bits
- 64 bits
- What is the instruction length of the SRC processor?
 - 8 bits
 - 16 bits
 - 32 bits

PG # 134

- 64 bits
- What does the word 'D' in the 'D-flip-Flop' stands for?
 - Double
 - Data 0

PG #76

- Digital
- Dynamic

4.	"If	P = 1, then load the contents of register R1 into regis	ter R2". This statement can be written in RTL as:
	С	R1 ← R2	
	C	P: R1 ← R2	
	C	P: R2 ← R1	Click Here For More Detail
	C	P: R2 ← R1, P: R1 ← R2	
5.	Alı	nost every commercial computer has its own particul	ar language.
	0	assembly language	PG # 25
	0	English language	
	0	Higher level language	
	0	3GL	
6.	A _	is a computer program that is used to	test and debug other programs.
	0	Linker	
	0	Loader	
	0	Debugger	Click Here For More Detail
	0	Compiler	
7.	Wł	at is the working of Processor Status Word (PSW)?	
	0	To hold the current status of the processor.	PG # 28
	0	To hold the address of the current process	
	0	To hold the instruction that the computer is currently	processing
	0	To hold the address of the next instruction in memor	ry that is to be executed

8.	Th	The instruction will <u>load</u> the register	R3 with the contents of the memory location M [PC+56]
	0	Add R3, 56	
	0	lar R3, 56	
	0	ldr R3, 56	G # 47
	0	str R3, 56	
9.	Mo	Notorola MC68000 is an example of	microprocessor.
	0	CISC	G # 148
	0	RISC	
	0	SRC	
	0	FALCON	
10		control signal allows the conternal processor bus.	ntents of the Program Counter register to be written onto the
	0		
	0		PG # 172
	0		10 # 1/2
11)p<40>:= IR: <1511>:	
-11		The above RTL instruction presents the	of the FALCON-A Instructions.
	0		PG # 105
	0		
	0		
	0		
		AND EDITION	

12.		operation is required to change the	he processor's state to a known, defined value.
	0		
	0	Reset F	PG # 194
	0	Update	
	0	o Halt	
13.	_	is/are defined as the number of instruc	ctions processed per second
	0	Throughput P	PG # 203
	0	Latency	
	0	o Hazards	
	0	Throughput and Latency	
		is defined as the time required to process a single ions processed per second.	nstruction, while throughput is defined as the number of
	. Wh		er invisible and is/are required to hold an operand or result value?
	0	o Instruction Register	
	0	o Memory address register	
	0	o Memory Buffer Register	
	0	O Registers A and C	PG # 152
15.	An	Anything that interrupts the normal flow of execution	on of instructions in the processor is called a/an
	0	o Function	
	0		PG # 197
		o Exception I	PG # 197
	0	ExceptionAssembler	PG # 197

16	. In j	pipelining	is increased by overlapping the instruction execution
	0	Latency	
	0	Throughput	PG # 220
	0	Execution time	
	0	Clock speed	
17.		control signal enab	le the input to the PC for receiving a value that is currently on the internal
	0	LPC	PG # 172
	0	INC4	
	0	LC	
	0	Cout	
18		which one of the following a address calculation?	ddressing modes, data is the part of the instruction itself, and so there is no need
	0	Direct Addressing Mode	
	0	Immediate addressing mod	PG # 40
	0	Indirect Addressing Mode	
	0	Register (Direct) Addressin	g Mode
19		hich of the following hazard me time?	occurs when attempting to access the same resource in different ways at the
	0	RAW (read after write) dat	ta hazard
	0	Structural hazard	PG # 214
	0	Branch hazard	
	0	Complex hazard	

20	is the arithmetic portionses, arithmetic units and shifters.	on of the Von Neumann architecture. It consists of	registers, internal
0	Virtual Memory		
0	Data path	PG # 151	
0	Structural RTL		
0	Timing		
	hich type of instructions load data f ansfer data between different kinds o	from memory into registers, or store data from region of special-purpose registers?	sters into memory and
0	Arithmetic		
0	Control		
0	Data transfer		
0	Floating point		
22. W	hat functionality is performed by th	e instruction "lar R3, 36" of SRC?	
C	it will load the register R3 with the	he contents of the memory location M [PC+36J	
C	It will load the register R3 with t	the relative address itself (PC+36).	PG #48
C	It will store the register R3 conte	nts to the memory location M [PC+36]	
C	No operation		
23. Ty	rpe A format of SRC uses	instructions	
0	Two	PG # 47	
0	Three		
0	Four		
0	Five		

24	p. I	R3 ← R5		
27.		R ← IR		
	sym		en using RTL .If these two operations is to occur simulation hem so that it becomes a correct statement with the correct?	
	0	Arrow ←		
	0	Colon:		
	0	Comma,		
	0	Parentheses ()		
25.	FAI	CON-A processor bus has 1	6 lines or is 16-bits wide while that of SRC is	wide.
	0	8-bits		
	0	24-bits		
	0	32-bits	PG # 157	
	0	64-bits		
26.	Wh	ich one of the following regis	ster holds the instruction that is being executed?	
	0	Accumulator		
	0	Address Mask		
	0	Instruction Register	PG # 152	
	0	Program Counter		
27.	Wh	ich one of the following desig	gn levels is called the gate level?	
	0	Logic Design Level	PG # 22	
	0	Circuit Level		
	0	Mask Level		
	0	Register transfer Level		

28. Which one of the following is called 1-address machine ?		
o Accumulator based machines	PG # 32	
 Stack based machines 		
o General purpose register machines		
o CISC machines		
29. For the type instructions, we req memory, or stored back to the memory	uire a register to hold the data that is to be loaded from the	
o Jump		
o Control		
o <mark>load/store</mark>	PG # 89	
o Arithmetic/Logic		
30. The instruction is completed one been written to.	ce memory access has been made and the memory location has	
o <mark>Store</mark>	PG # 208	
o Branch		
o Load		
o Control		
31. Type B format of SRC uses in	structions	
o Two		
o <mark>Three</mark>	PG # 47	
o Four		
o Five		

32.	Pov	erPC 601 is an example of
	0	FALCON-A
	0	EAGLE
	0	Superscalar processor PG # 221
	0	SRC
33.		h of the following register(s) takes input from the ALSU as the address of the memory location to be sed and transfers the memory contents on that location onto the memory sub-system?
	0	Instruction Register
	0	Memory address register PG # 151
	0	Memory Buffer Register
	0	Registers A and C
34.	req	ny of the instructions that are a part of the instruction set of the SRC, there are certain red; which may be used to select the appropriate function for the ALU to be performed, to select the opriate registers, or the appropriate memory location
	0	DMA controllers
	0	Memory
	0	Control signals PG # 171
	0	Registers
35.		h of the following hazard occur when an instruction attempts to access some data value that has not yet updated by the previous instruction?
	0	Data hazard PG # 215
	0	Structural hazard
	0	Branch hazard
	0	Complex hazard

36	. Wł	ich one of the following is a bi-stable device, capable of storing one bit of information?
	0	Decoder
	0	Flip-Flop PG # 76
	0	Multiplexer
	0	Diplexer
37	·	are faster than cache memory
	0	RAM
	0	Registers PG # 33
	0	Hard disk
	0	ROM
38.	An	"assembler" that runs on one processor and translates an assembly language program written for another
	pro	cessor into the machine language of the other processor is called a
	0	compiler
	0	cross assembler PG # 26
	0	debugger
	0	linker
39.	.FA	LCON stands for?
	0	First Architecture for Learning Computer Organization and Networks PG # 90
	0	Final Architecture for Learning Computer Organization and Networks
	0	Final Analysis for Learning Computer Organization and Networks
	0	First Analysis for Learning Computer Organization and Networks
40		is defined as the time required to process a single instruction.
40.		is defined as the time required to process a single instruction.
	0	Latency & throughput
	0	Latency PG # 203
	0	Throughput
	0	Hazards

H

Note: Give me a feedback and your Suggestion also If you find any mistake in mcqz plz inform me Viva Contact us Page on our Site. And tell me your answer with references.

For More Solved Papers By Arslan Visit Our Website:

<u>Www.pakeducation4u.com</u>



Winning is not everything, but wanting to win is everything.....
Go Ahead..... Best Of Luck!